

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/692,606	10/19/2000	Jack Oon Chu	YOR920000334US1	7913
23389	7590 03/04/2004		EXAM	INER
SCULLY SC	OTT MURPHY & PI	KIELIN,	KIELIN, ERIK J	
400 GARDEN CITY PLAZA GARDEN CITY, NY 11530				
			ART UNIT	PAPER NUMBER
			2813	

Please find below and/or attached an Office communication concerning this application or proceeding.

DATE MAILED: 03/04/2004

		Application No.	Applicant(s)			
Office Action Summary		09/692,606	CHU ET AL.			
		Examiner	Art Unit			
		Erik Kielin	2813			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)⊠	1) Responsive to communication(s) filed on <u>01 December 2003</u> .					
2a)⊠	This action is FINAL . 2b) ☐ This	action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-19 and 21-42 is/are pending in the application. 4a) Of the above claim(s) 2-5,7,8,11-17 and 24-42 is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1,6,9,10,18,19 and 21-23 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.					
Applicat	ion Papers					
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on 19 October 2000 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority (under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice 3) Information	ce of References Cited (PTO-092) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	Paper No(s)/Mail Da				

DETAILED ACTION

This action responds to the Amendment filed 1 December 2003.

Drawings

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore the "intermediate agent layer, must be shown or the feature(s) canceled from the claim(s). *No new matter should be entered*.

Regarding claim 1, the figures presently show that the top surface 42 of encapsulation layer 40 is bonded to the top surface 90 of the second substrate 80 -- not the relaxed SiGe layer 30. The encapsulation layer is indicated in the specification to be a material different from the metals. (See instant specification at p. 6, lines 1-12 for verification that layer 40 is NOT a metal.) Applicant's arguments regarding the drawings presented in the paper filed 1 December 2003 are noted but are clearly incorrect. Applicant has failed to consider the teachings in his own specification in regard to the "intermediate agent layer being shown since layer 40 is not an intermediate agent layer" but is instead an "encapsulation layer."

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

1. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it

Application/Control Number: 09/692,606 Page 3

Art Unit: 2813

pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1, 6, 9, 10, 18, 19, and 21-23 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Regarding claim 1, there is no evidence in the specification or the claims as originally filed that Al will form a silicide during the bonding of the substrates. (See instant specification at p. 7, lines 9-17.) Accordingly claim 1 is not enabled. The remaining claims are rejected for depending from the above rejected claims.

Claims 1, 6, 9, 10, 18, 19, and 21-23 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

There exists no support in the specification or claims as originally filed for the use of Al as a metal that will form a silicide upon bonding of the substrates. (See instant specification at p. 7, lines 9-17.) Accordingly the amendment to claim 1 constitutes new matter.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are

Art Unit: 2813

such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 1, 9, 10, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6,521,041 B2 (**Wu** et al.) in view of US 6,328,796 B1 (**Kub** et al.) and **Wolf**, et al. <u>Silicon</u> Processing for the VLSI Era, Vol. 1-Process Technology, Lattice Press: Sunset Beach CA, 1986, pp. 386-391.

Wu discloses a method of preparing a relaxed SiGe layer on an insulator and a SiGe/Si heterostructure comprising the steps of

forming a graded Si_{1-x}Ge_x epitaxial layer **1004** on a first single crystalline semiconductor substrate **1002** (col. 1, lines 9-10; Fig. 10);

forming a relaxed Si_{1-y}Ge_y epitaxial layer **1006** (col. 13, lines 63-64; col. 8, lines 40-48) over said graded Si_{1-x}Ge_x layer;

selecting a second substrate 1010, said second substrate with or without an insulator 1012; and

bonding said top surface of said relaxed Si_{1-y}Ge_y epitaxial layer on said first substrate to the top surface of said second substrate, said step of bonding including the step of annealing to form sufficiently strong bonds across the bonding interface to form a single mechanical structure (Fig. 10). (See also col. 13, line 63 to col. 14, line 23.)

Further regarding claim 1 and claim 10 **Wu** does not indicate whether or not the surface of the relaxed Si_{1-y}Ge_y epitaxial layer **1006** is smoothed to provide a surface roughness in the range from about 0.3 nm to about 1 nm root mean square (RMS) using chemical mechanical planarization (CMP) --as further limited by instant claim 10-- prior to bonding, or that the second

Art Unit: 2813

substrate **1010** with or without an insulator **1012** has a surface roughness in the range from about 0.3 nm to about 1 nm RMS prior to bonding.

Kub teaches that in order to obtain direct bonding between substrates, that the bonding surfaces must have a RMS surface roughness of less than 1 nm and can be obtained by polishing (col. 4, lines 4-8) and that such polishing is known in the art to be chemical mechanical polishing (col. 3, lines 30-32).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to smooth the relaxed Si_{1-y}Ge_y epitaxial layer 1006 of Wu using CMP and to provide a surface roughness on the bonding surface of the second substrate 1012 each of less than 1 nm, in order to ensure bonding, as taught by **Kub**.

Wu does not teach using an intermediate agent layer selected from the group consisting of W (tungsten) and Ti (titanium) may be used to enhance the bonding interface.

Kub also teaches that it is known in the art to use an intermediate agent layer such as a metal having been polished to have a RMS surface roughness less than 1 nm (col. 4, lines 13-17) to aid the bonding between substrates and that bonding (e.g. reaction) occurs between the metal and the crystalline substrate during the bonding step, thereby forming a silicide, as indicated in **Kub** (col. 4, lines 24-34; col. 6, lines 51-53 and col. 7, lines 6-21).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use an intermediate agent layer of a metal which forms a silicide layer at the bonding interface between the substrates in **Wu**, in order to aid the bonding of the substrates, as taught by **Kub**.

Then the only difference is that **Kub** does not indicate the identity of the metals used to form the metal silicide interface.

Art Unit: 2813

The basic textbook of **Wolf** teaches that it is notoriously well known in the art to use Ti and W to form silicides by direct metallurgical reaction with silicon at elevated temperature (Wolf, pp. 386-391).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use Ti or W, as taught by **Wolf**, as the metal intermediate agent layer of **Wu** in view of **Kub** to form the silicide bonding layer as indicated in **Kub** to aid the bonding. (**Kub**, col. 6, lines 51-53 and col. 7, lines 6-21).

Regarding claim 9, Wu discloses that the first substrate 1002 is selected from the group consisting of Si, SiGe, SiGeC, SiC, GaAs, or InP.

Regarding claim 18, Wu discloses that the second substrate 1010 is selected from the group consisting of Si, SiGe, SiGeC, SiC, GaAs, InP, sapphire, glass, quartz, LiNbO₃, and PLZT.

Regarding claim 19, Wu discloses that said the top surface of said first Si_{1-y}Ge_y relaxed layer 1006 on said first substrate 1002 is brought into intimate contact with said top surface of an insulator layer 1012 on said second substrate 1010.

4. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over **Wu** in view of **Kub** and **Wolf** as applied to claim 1 above, and further in view of US 5,906,951 (**Chu** et al.).

The prior art of **Wu**, as explained above, discloses each of the claimed features except for providing the thickness low-defect relaxed Si_{1-y}Ge_y layer on said second substrate to be in the range from about 50 nm to about 1000 nm as determined by the layer structure formed on said first substrate.

Application/Control Number: 09/692,606 Page 7

Art Unit: 2813

Chu teaches a very similar method to that in Wu of using a relaxed silicon-germanium layer as an etch stop and teaches that the thickness may be from 200 nm to 1000 nm (col. 2, lines 61-67; Fig. 3).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use the thickness of 200 nm to 1000 nm as the relaxed Si_{1-y}Ge_y layer of **Wu**, because **Wu** is silent to the thickness, such that one of ordinary skill must determine the appropriate thickness, and using a known thickness for an etch stop in a similar method would dramatically reduce the experimentation required to determine the proper thickness. With this in mind, the choice of thickness range is *prima facie* obvious without showing that the claimed range achieves unexpected results relative to the prior art range. See *In re Woodruff*, 16 USPQ2d 1935, 1937 (Fed. Cir. 1990). See also *In re Boesch*, 205 USPQ 215 (CCPA) (discovery of optimum value of result effective variable in known process is ordinarily within skill of art) and *In re Aller*, 105 USPQ 233 (CCPA 1955) (selection of optimum ranges within prior art general conditions is obvious).

5. Claims 1, 9, 10, 19, and 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6,573,126 B2 (Cheng et al.) in view of **Kub '796** and **Wolf**, et al. Silicon Processing for the VLSI Era, Vol. 1-Process Technology, Lattice Press: Sunset Beach CA, 1986, pp. 386-391.

Cheng discloses a method of preparing a relaxed SiGe layer on an insulator and a SiGe/Si heterostructure comprising the steps of

forming a graded Si_{1-x}Ge_x epitaxial layer **102** on a first single crystalline semiconductor substrate **100** (Fig. 1A);

Art Unit: 2813

forming a relaxed Si_{1-y}Ge_y epitaxial layer **104** over said graded Si_{1-x}Ge_x layer (Fig. 1A); smoothing the surface of said relaxed Si_{1-y}Ge_y epitaxial layer **104** to provide a surface roughness in the range from about 0.3 nm to about 1 nm root mean square (RMS) using CMP (col. 4, last paragraph) --as further limited by instant claim 10;

selecting a second substrate 108, said second substrate with or without an insulator 106 (Fig. 1B); and

bonding said top surface of said relaxed Si_{1-y}Ge_y epitaxial layer on said first substrate to the top surface of said second substrate, said step of bonding including the step of annealing to form sufficiently strong bonds across the bonding interface to form a single mechanical structure (Fig. 1B). (See also col. 3, lines 28-37; col. 4, lines 20-34; paragraph bridging cols. 4 and 5; col. 5, lines 4-16.)

Cheng does not indicate whether or not the second substrate 108 with or without an insulator 106 has a surface roughness in the range from about 0.3 nm to about 1 nm RMS prior to bonding.

Kub '796 teaches that in order to obtain direct bonding between substrates, that the bonding surfaces must have a RMS surface roughness of less than 1 nm and can be obtained by polishing (col. 4, lines 4-8).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to provide a surface roughness on the bonding surface of the second substrate 106 of less than 1 nm, in order to ensure bonding, as taught by **Kub '796**.

Cheng does not teach using an intermediate agent layer selected from the group consisting of W (tungsten) and Ti (titanium) may be used to enhance the bonding interface.

Art Unit: 2813

Kub also teaches that it is known in the art to use an intermediate agent layer such as a metal having been polished to have a RMS surface roughness less than 1 nm (col. 4, lines 13-17) to aid the bonding between substrates and that bonding (e.g. reaction) occurs between the metal and the crystalline substrate during the bonding step, thereby forming a silicide, as indicated in **Kub** (col. 4, lines 24-34; col. 6, lines 51-53 and col. 7, lines 6-21).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use an intermediate agent layer of a metal which forms a silicide layer at the bonding interface between the substrates in **Cheng**, in order to aid the bonding of the substrates, as taught by **Kub**.

Then the only difference is that **Kub** does not indicate the identity of the metals used to form the metal silicide interface.

The basic textbook of **Wolf** teaches that it is notoriously well known in the art to use Ti and W to form silicides by direct metallurgical reaction with silicon at elevated temperature (Wolf, pp. 386-391).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use Ti or W, as taught by **Wolf**, as the metal intermediate agent layer of **Cheng** in view of **Kub** to form the silicide bonding layer as indicated in **Kub** to aid the bonding. (**Kub**, col. 6, lines 51-53 and col. 7, lines 6-21).

Regarding claim 21, **Cheng** discloses that the step of annealing includes thermal treatment cycles to form a strong bond at said bonded interface, said thermal treatment selected from the group consisting of furnace anneal and/or rapid thermal anneal (RTA) (col. 4, lines 20-34; col. 5, lines 51-53).

Art Unit: 2813

Regarding claim 23, **Cheng** discloses that the annealing step includes annealing at 600 °C and 850 °C (col. 4, lines 20-34).

6. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over **Cheng** in view of **Kub '796** and **Wolf** as applied to claims 1 and 21 above, and further in view of US 6,153,495 (**Kub** et al.).

The prior art of **Cheng** in view of **Kub** '796, as explained above, discloses each of the claimed features except for indicating what the annealing ambient is or more specifically that the ambient is selected from the group consisting of air, N₂ and Ar.

Kub '495 teaches that the bonding ambient for bonding a semiconductor layer to an oxide layer may include nitrogen (N₂) and argon (Ar) (col. 6, lines 23-38).

It would have been obvious for one of ordinary skill in the art, at the time of the invention to use an anneal ambient selected from the group consisting of N₂ and Ar, because Cheng is silent to the annealing ambient such that one of ordinary skill would use an ambient known for successful wafer bonding, such as that taught in Kub'495.

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2813

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Erik Kielin whose telephone number is 571-272-1693. The examiner can normally be reached on 9:00 - 19:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr. can be reached on 571-272-1702. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Erik Kielin

Primary Examiner 26 February 2004